Adaptive Clocking / JTAG Synchronization

Discuss the generic proposals for SJTAG
Post Reply
User avatar
Tim Pender
SJTAG Member
Posts: 19
Joined: Wed Mar 12, 2008 9:21 pm
Location: Eastman Kodak, Rochester, NY

Adaptive Clocking / JTAG Synchronization

Post by Tim Pender » Wed May 26, 2010 9:19 pm

Many new CPU architectures such as the Omap ARM core use adaptive clocking techniques to synchronize JTAG signals to its internal core clock. Often a TCK_RET (Return TCK) is a dedicated output pin on the device used throttle the Emulation Controller. There seems to be a trend of increasing cpu non-compliance, how should SJTAG contend with this if system level emulation is a desired SJTAG usecase. TDO and TCK_RET would need to be skew matched through the system and Gateways would have to account for this as well.

Board level emulation is difficult enough propagating it to a the system would require an added level of complexity .

Good Technical Reference
http://www.blackhawk-dsp.com/downloads/ ... -TA-01.pdf
http://www.blackhawk-dsp.com/downloads/ ... -QS-01.pdf

User avatar
Ian McIntosh
SJTAG Chair
Posts: 411
Joined: Mon Nov 05, 2007 11:49 pm
Location: Leonardo MW Ltd, UK
Contact:

Re: Adaptive Clocking / JTAG Synchronization

Post by Ian McIntosh » Mon May 31, 2010 9:12 pm

I've seen TCK_RET (or RTCK) supported by a number of gateways (or at least providing a means by which it could be routed), but hadn't actually encountered a device that wanted to modulate TCK, so it isn't something I've actually paid a lot of attention to. If I recall, RCLK was part of P1149.2, so this isn't something new, just something uncommon. Possibly a bigger issue is whether external TAP controllers (the cheaper/simpler ones anyway) can cope with this.
Ian McIntosh
Testability Lead
Leonardo MW Ltd.

User avatar
Tim Pender
SJTAG Member
Posts: 19
Joined: Wed Mar 12, 2008 9:21 pm
Location: Eastman Kodak, Rochester, NY

Re: Adaptive Clocking / JTAG Synchronization

Post by Tim Pender » Mon Jun 07, 2010 3:23 pm


Post Reply